MOSFET – Power, Single, N-Channel 60 V, 61 A, 12 mΩ

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS5844NLWF Wettable Flanks Product
- NVMFS Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	60	٧
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain Cur-		T _{mb} = 25°C	I _D	61	Α
rent $R_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady State	T _{mb} = 100°C		43	
Power Dissipation	State	$T_{mb} = 25^{\circ}C$	P_{D}	107	W
R _{ΨJ-mb} (Notes 1, 2, 3)		$T_{mb} = 100^{\circ}C$		54	7.
Continuous Drain Cur-		$T_A = 25^{\circ}C$	ID	11)2	A
rent $R_{\theta JA}$ (Notes 1, 3, 4)	Steady State	T _A = 100°C	RE	8.0	\), ;
Power Dissipation	State	T _A = 25°C	P_{D}	3.7	W
R _{0JA} (Notes 1 & 3)		T _A = 100°C	5	1.8	
Pulsed Drain Current	$T_A = 25$	°C, t _p ≡ 10 μs	Чом	247	Α
Current Limited by Pack (Note 4)	age C	T _A = 25°C	I _{DmaxPkg}	80	Α
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to 175	°C
Source Current (Body Diode)			I _S	60	Α
Single Pulse Drain-to-Source Avalanche Energy (T_J = 25°C, V_{DD} = 50 V, V_{GS} = 10 V, $I_{L(pk)}$ = 31 A, L = 0.1 mH, R_G = 25 Ω)			E _{AS}	48	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T_L	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Notes 2, 3)	$R_{\Psi J-mb}$	1.4	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	41	1


- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.



ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
60 V	12 mΩ @ 10 V	61 A
60 V	16 mΩ @ 4.5 V	OTA



N-CHANNEL MOSFET





A = Assembly Location

Y = Year

W = Work Week

ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


- Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
 Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	l						
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D =$	250 μΑ	60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				57		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25 °C			1	_
		$V_{DS} = 60 \text{ V}$	T _J = 125°C			100	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$: 250 μA	1.5		2.3	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				6.2		MV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 10 A		10.2	12	_
		V _{GS} = 4.5 V	I _D = 10 A		13	16	mΩ
Forward Transconductance	9 _{FS}	$V_{DS} = 5 \text{ V}, I_{D}$	= 10 A		27		S
CHARGES, CAPACITANCES & GATE RESIS	TANCE			Nr			
Input Capacitance	C _{ISS}		100	in	1460		
Output Capacitance	Coss	V _{GS} = 0 V, f = 1 MHz	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 25 V		150		pF
Reverse Transfer Capacitance	C _{RSS}	DEL ONS		10	96		
Total Gate Charge	$Q_{G(TOT)}$	V _{GS} = 10 V, V _{DS} = 48 V; I _D = 10 A		14,	30		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 48 V; I _D = 10 A			15		
Threshold Gate Charge	Q _{G(TH)}				1.0		nC
Gate-to-Source Charge	Q _{GS}				4.0		
Gate-to-Drain Charge	Q_{GD}				8.0		
Plateau Voltage	V_{GP}				3.0		V
Gate Resistance	R _G	P			0.62		Ω
SWITCHING CHARACTERISTICS (Note 6)	CEM	-					
Turn-On Delay Time	t _{d(ON)}				12		
Rise Time	t _r	V_{GS} = 4.5 V, V_{DS} = 48 V, I_{D} = 10 A, R_{G} = 2.5 Ω			25		
Turn-Off Delay Time	t _{d(OFF)}				20		ns
Fall Time	t _f				10		
DRAIN-SOURCE DIODE CHARACTERISTIC	s						
Forward Diode Voltage	V _{SD}	V_{SD} $V_{GS} = 0 V$,	T _J = 25°C		0.79	1.2	
		I _S = 10 A	T _J = 125°C		0.65		V
Reverse Recovery Time	t _{RR}				19		
Charge Time	t _a	V _{GS} = 0 V, dIS/dt = 100 A/μs, I _S = 10 A			13		ns
Discharge Time	t _b				6.0		
Reverse Recovery Charge	Q _{RR}				15		nC

- 5. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
- 6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL CHARACTERISTICS




Figure 13. Thermal Response

DEVICE ORDERING INFORMATION

Device	Marking	Package	Shipping [†]
NTMFS5844NLT1G	5844NL	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLT1G	V5844L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLWFT1G	5844LW	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5844NLT3G	V5844L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5844NLWFT3G	5844LW	DFN5 (Pb-Free)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging e, BRI Specifications Brochure, BRD8011/D.





0.10

0.10

SIDE VIEW

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA **ISSUE N**

DATE 25 JUN 2018

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00	-	0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
E	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
е	1.27 BSC			
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.125 REF			
M	3.00	3.40	3.80	
θ	0 °		12 °	

GENERIC MARKING DIAGRAM*





XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week = Lot Traceability ZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.





DETAIL A

*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales