# Low-Voltage CMOS Octal **Transparent Latch**

With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)


# **MC74LCX373**


The MC74LCX373 is a high performance, non-inverting octal transparent latch operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V<sub>I</sub> specification of 5.5 V allows MC74LCX373 inputs to be safely driven from 5 V devices.

The MC74LCX373 contains 8 D-type latches with 3-state outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3–state standard outputs are controlled by the Output Enable  $(\overline{OE})$ input. When  $\overline{OE}$  is LOW, the standard outputs are enabled. When  $\overline{OE}$ is HIGH, the standard outputs are in the high impedance state, but this does not interfere with new data entering into the latches.

#### **Features**

- Designed for 2.3 to 3.6 V V<sub>CC</sub> Operation
- 5 V Tolerant Interface Capability With 5 V TTL Logic
- Supports Live Insertion and Withdrawal
- $I_{OFF}$  Specification Guarantees High Impedance When  $V_{CC} = 0$  V
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in all Three Logic States (10 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance:
  - ♦ Human Body Model >2000 V
  - ♦ Machine Model >200 V
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant





LCX373 = Specific Device Code = Assembly Location

L, WL = Wafer Lot Y. YY = Year W, WW = Work Week = Pb-Free Package G or ■

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

NOTE: Some of the devices on this data sheet have been DISCONTINUED. Please refer to the table on page 6.




Figure 1. Pinout (Top View)

#### **PIN NAMES**

PINS	FUNCTION		
ŌĒ	Output Enable Input		
LE	Latch Enable Input		
D0-D7	Data Inputs		
O0-O7	3-State Latch Outputs		




Figure 2. Logic Diagram

### **TRUTH TABLE**

	INPUTS		OUTPUTS	
OE	LE	Dn	On	OPERATING MODE
L L	H H	H	H L	Transparent (Latch Disabled); Read Latch
L L	L L	h I	H L	Latched (Latch Enabled) Read Latch
L	L	Х	NC	Hold; Read Latch
Н	L	Х	Z	Hold; Disabled Outputs
H H	H H	H	Z Z	Transparent (Latch Disabled); Disabled Outputs
H H	L L	h I	Z Z	Latched (Latch Enabled); Disabled Outputs

H = High Voltage Level

h = High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition

L = Low Voltage Level

= Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition

NC = No Change, State Prior to the Latch Enable High-to-Low Transition

X = High or Low Voltage Level or Transitions are Acceptable

Z = High Impedance State

For I<sub>CC</sub> Reasons DO NOT FLOAT Inputs

### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Units
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0		V
VI	DC Input Voltage	$-0.5 \le V_1 \le +7.0$		V
Vo	DC Output Voltage	$-0.5 \le V_O \le +7.0$	Output in 3–State	V
		$-0.5 \le V_O \le V_{CC} + 0.5$	Output in HIGH or LOW State (Note 1)	V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
		+50	V <sub>O</sub> > V <sub>CC</sub>	mA
Io	DC Output Source/Sink Current	±50		mA
I <sub>CC</sub>	DC Supply Current Per Supply Pin	±100		mA
I <sub>GND</sub>	DC Ground Current Per Ground Pin	±100		mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150		°C
MSL	Moisture Sensitivity		Level 1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. I<sub>O</sub> absolute maximum rating must be observed.

# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Тур	Max	Units
V <sub>CC</sub>	Supply Voltage Operating Data Retention Only	2.0 1.5	2.5, 3.3 2.5, 3.3	3.6 3.6	V
VI	Input Voltage	0		5.5	V
Vo	Output Voltage (HIGH or LOW State) (3–State)	0 0		V <sub>CC</sub> 5.5	V
Іон	HIGH Level Output Current  V <sub>CC</sub> = 3.0 V - 3.6 V  V <sub>CC</sub> = 2.7 V - 3.0 V  V <sub>CC</sub> = 2.3 V - 2.7 V			-24 -12 -8	mA
I <sub>OL</sub>	LOW Level Output Current  V <sub>CC</sub> = 3.0 V - 3.6 V  V <sub>CC</sub> = 2.7 V - 3.0 V  V <sub>CC</sub> = 2.3 V - 2.7 V			+24 +12 +8	mA
T <sub>A</sub>	Operating Free–Air Temperature	-40		+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate, $V_{IN}$ from 0.8 V to 2.0 V, $V_{CC}$ = 3.0 V	0		10	ns/V

### DC ELECTRICAL CHARACTERISTICS

			T <sub>A</sub> = -40°C		
Symbol	Characteristic	Condition	Min	Max	Units
$V_{IH}$	HIGH Level Input Voltage (Note 2)	2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V	1.7		V
		2.7 V ≤ V <sub>CC</sub> ≤ 3.6 V	2.0		
$V_{IL}$	LOW Level Input Voltage (Note 2)	2.3 V ≤ V <sub>CC</sub> ≤ 2.7 V		0.7	V
		2.7 V ≤ V <sub>CC</sub> ≤ 3.6 V		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OL} = 100 \mu\text{A}$	V <sub>CC</sub> - 0.2		V
		$V_{CC} = 2.3 \text{ V; } I_{OH} = -8 \text{ mA}$	1.8		
		$V_{CC} = 2.7 \text{ V; } I_{OH} = -12 \text{ mA}$	2.2		
		$V_{CC} = 3.0 \text{ V}; I_{OH} = -18 \text{ mA}$	2.4		
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -24 \text{ mA}$	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OL} = 100 \mu\text{A}$		0.2	V
		V <sub>CC</sub> = 2.3 V; I <sub>OL</sub> = 8 mA		0.6	
		V <sub>CC</sub> = 2.7 V; I <sub>OL</sub> = 12 mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 16 mA		0.4	
		V <sub>CC</sub> = 3.0 V; I <sub>OL</sub> = 24 mA		0.55	
I <sub>OZ</sub>	3-State Output Current	$V_{CC} = 3.6 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 0 \text{ to } 5.5 \text{ V}$		±5	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	V <sub>CC</sub> = 0, V <sub>IN</sub> = 5.5 V or V <sub>OUT</sub> = 5.5 V		10	μΑ
I <sub>IN</sub>	Input Leakage Current	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 5.5 V or GND		±5	μΑ
I <sub>CC</sub>	Quiescent Supply Current	V <sub>CC</sub> = 3.6 V, V <sub>IN</sub> = 5.5 V or GND		10	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$2.3 \le V_{CC} \le 3.6 \text{ V}; V_{IH} = V_{CC} - 0.6 \text{ V}$		500	μΑ

<sup>2.</sup> These values of  $V_{\text{I}}$  are used to test DC electrical characteristics only.

# AC CHARACTERISTICS ( $t_R = t_F = 2.5 \text{ ns}; R_L = 500 \Omega$ )

					Lin	nits			
					T <sub>A</sub> = -40°	C to +85°C			
			V <sub>CC</sub> = 3.3	$V \pm 0.3 V$	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> = 2.5	V ± 0.2 V	
			C <sub>L</sub> =	50 pF	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	30 pF	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Min	Max	Units
t <sub>PLH</sub>	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	1	1.5 1.5	8.0 8.0	1.5 1.5	9.0 9.0	1.5 1.5	9.6 9.6	ns
t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	3	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	1.5 1.5	10.5 10.5	ns
t <sub>PZH</sub>	Output Enable Time to HIGH and LOW Level	2	1.5 1.5	8.5 8.5	1.5 1.5	9.5 9.5	1.5 1.5	10.5 10.5	ns
t <sub>PHZ</sub>	Output Disable Time From High and Low Level	2	1.5 1.5	7.5 7.5	1.5 1.5	8.5 8.5	1.5 1.5	9.0 9.0	ns
t <sub>s</sub>	Setup Time, HIGH or LOW D <sub>n</sub> to LE	3	2.5		2.5		4.0		
t <sub>h</sub>	Hold Time, HIGH or LOW D <sub>n</sub> to LE	3	1.5		1.5		2.0		
t <sub>w</sub>	LE Pulse Width, HIGH	3	3.3		3.3		4.0		
t <sub>OSHL</sub> t <sub>OSLH</sub>	Output-to-Output Skew (Note 3)			1.0 1.0					ns

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>); parameter guaranteed by design.


### **DYNAMIC SWITCHING CHARACTERISTICS**

			T,	<sub>A</sub> = +25°	С	
Symbol	Characteristic	Condition	Min	Тур	Max	Units
V <sub>OLP</sub>	Dynamic LOW Peak Voltage (Note 4)	$V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{ V}, V_{IL} = 0 \text{ V}$ $V_{CC} = 2.5 \text{ V}, C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{ V}, V_{IL} = 0 \text{ V}$		0.8 0.6		V
V <sub>OLV</sub>	Dynamic LOW Valley Voltage (Note 4)	$\begin{array}{c} V_{CC} = 3.3 \text{ V, } C_L = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ V_{CC} = 2.5 \text{ V, } C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{array}$		-0.8 -0.6		V


<sup>4.</sup> Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.

#### **CAPACITIVE CHARACTERISTICS**


Symbol	Parameter	Condition	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3 \text{ V}, V_I = 0 \text{ V or } V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	10 MHz, $V_{CC} = 3.3 \text{ V}$ , $V_{I} = 0 \text{ V or } V_{CC}$	25	pF



 $\begin{aligned} & \textbf{WAVEFORM 1 - PROPAGATION DELAYS} \\ & t_R = t_F = 2.5 \text{ ns, } 10\% \text{ to } 90\%; \text{ f} = 1 \text{ MHz; } t_W = 500 \text{ ns} \end{aligned}$ 



WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES  $t_R = t_F = 2.5 \text{ ns}$ , 10% to 90%; f = 1 MHz;  $t_W = 500 \text{ ns}$ 




	V <sub>CC</sub>					
Symbol	3.3 V $\pm$ 0.3 V	2.7 V	2.5 V $\pm$ 0.2 V			
Vmi	1.5 V	1.5 V	V <sub>CC</sub> /2			
Vmo	1.5 V	1.5 V	V <sub>CC</sub> /2			
$V_{HZ}$	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.3 V	V <sub>OL</sub> + 0.15 V			
$V_{LZ}$	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 0.3 V	V <sub>OH</sub> – 015 V			

# WAVEFORM 3 – LE to On PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES

 $t_R$  =  $t_F$  = 2.5 ns, 10% to 90%; f = 1 MHz;  $t_W$  = 500 ns except when noted

Figure 3. AC Waveforms



TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6 V at $V_{CC} = 3.3 \pm 0.3 \text{ V}$ 6 V at $V_{CC} = 2.5 \pm 0.2 \text{ V}$
Open Collector/Drain t <sub>PLH</sub> and t <sub>PHL</sub>	6 V
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND

 $C_L=50$  pF at V $_{CC}=3.3\pm0.3$  V or equivalent (includes jig and probe capacitance)  $C_L=30$  pF at V $_{CC}=2.5\pm0.2$  V or equivalent (includes jig and probe capacitance)

 $R_L = R_1 = 500 \Omega$  or equivalent

 $R_T = Z_{OUT}$  of pulse generator (typically 50  $\Omega$ )

Figure 4. Test Circuit

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74LCX373DWR2G	SOIC-20 WB (Pb-Free)	1000 Tape & Reel
MC74LCX373DTG	TSSOP-20 (Pb-Free)	75 Units / Rail
MC74LCX373DTR2G	TSSOP-20 (Pb-Free)	2500 Tape & Reel

# **DISCONTINUED** (Note 5)

NLV74LCX373DTR2G*	TSSOP-20 (Pb-Free)	2500 Tape & Reel
	(FD-FIEE)	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

<sup>5.</sup> DISCONTINUED: This device is not recommended for new design. Please contact your onsemi representative for information. The most current information on this device may be available on www.onsemi.com.






SOIC-20 WB CASE 751D-05 **ISSUE H** 

**DATE 22 APR 2015** 


# SCALE 1:1



- DIMENSIONS ARE IN MILLIMETERS.
   INTERPRET DIMENSIONS AND TOLERANCES.
- PER ASME Y14.5M, 1994.
  3. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.
  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL


	MILLIMETERS		
DIM	MIN	MAX	
Α	2.35	2.65	
A1	0.10	0.25	
b	0.35	0.49	
С	0.23	0.32	
D	12.65	12.95	
E	7.40	7.60	
е	1.27 BSC		
Н	10.05	10.55	
h	0.25	0.75	
L	0.50	0.90	
θ	0 °	7 °	

#### **RECOMMENDED SOLDERING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

### **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot ΥY = Year WW = Work Week = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





TSSOP-20 WB

#### **DATE 17 FEB 2016**

#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.


  3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, OR GATE BURRS SHALL NOT
- EXCEED 0.15 (0.006) PER SIDE.

  4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
  DIMENSION K DOES NOT INCLUDE
- DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
  DIMENSION AT MAXIMUM MATERIAL CONDITION.
  TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
  DIMENSION A AND B ARE TO BE
  DETERMINED AT DATUM PLANE –W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
Н	0.27	0.37	0.011	0.015
ſ	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
Г	6.40 BSC		0.252 BSC	
8.4	•0	0.0	• 0	0.0


#### **RECOMMENDED SOLDERING FOOTPRINT\***

-T- SEATING



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***



= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

onsemi and ONSEMi, are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.org/www.onsemi.or

# ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \underline{ www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales